Skip to product information
1 of 1
Regular price £52.19 GBP
Regular price £65.99 GBP Sale price £52.19 GBP
Sale Sold out
Free UK Shipping

Freshly Printed - allow 10 days lead

Architecture Design for Soft Errors

Award winning author provides a much needed book in an emerging field he has helped design!

Shubu Mukherjee (Author)

9780123695291, Elsevier Science

Hardback, published 2 April 2008

360 pages, Approx. 140 illustrations
23.4 x 19 x 2.5 cm, 0.78 kg

"Dr. Shubu Mukherjee's book is a welcome surprise: books by architecture leaders in major companies are few and far between. Written from the viewpoint of a working engineer, the book describes sources of soft errors and solutions involving device, logic, and architecture design to reduce the effects of soft errors." --Max Baron, Microprocessor Report, May 27, 2008

Architecture Design for Soft Errors provides a comprehensive description of the architectural techniques to tackle the soft error problem. It covers the new methodologies for quantitative analysis of soft errors as well as novel, cost-effective architectural techniques to mitigate them.

To provide readers with a better grasp of the broader problem definition and solution space, this book also delves into the physics of soft errors and reviews current circuit and software mitigation techniques. There are a number of different ways this book can be read or used in a course: as a complete course on architecture design for soft errors covering the entire book; a short course on architecture design for soft errors; and as a reference book on classical fault-tolerant machines.

This book is recommended for practitioners in semi-conductor industry, researchers and developers in computer architecture, advanced graduate seminar courses on soft errors, and (iv) as a reference book for undergraduate courses in computer architecture.

Chapter 1: Introduction
Chapter 2: Device- and Circuit-Level Modeling, Measurement, and Mitigation
Chapter 3: Architectural Vulnerability Analysis
Chapter 4: Advanced Architectural Vulnerability Analysis
Chapter 5: Error Coding Techniques
Chapter 6: Fault Detection via Redundant Execution
Chapter 7: Hardware Error Recovery
Chapter 8: Software Detection and Recovery

Subject Areas: Computer architecture & logic design [UYF], Systems analysis & design [UYD], Computer science [UY], Microprocessors [TJFD1], Discrete mathematics [PBD]

View full details